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Abstract This paper deals with a simple technique to obtain, startingfrom S-parameter and power spectrum measurements,
Whcrena ephigher formauncies, mofepower,lovetrponi techolgy, equivalent noise current sources representing the activity of anincrease (higher frequencies more er, lover power suppl Co h once oe u,wtotkoigisitra
faster transistors, reduced chip dimensions), designinged poe
electronic equipment becomes more challenging for the circuitry and characteristics. The procedure presented in [10]
electronic engineers. Signal and power integrity on board by the authors has been developed in more details for an
become of paramount importance. One of the main causes of FPGA (Field Programmable Gate Array) where two different
voltage levels supply its logic core and I/O buffers. The netlist
simultaneousnctins ndielectromage to the loaded on the FPGA, named CINP (Chip for studying I Noise
simcultaneos swideredontchin noise. (SSN)Tdhepaperprop sin ted on Power bus), allows to control the number of logic gates andciruit soderdo th bord Th paer ropsestwosimle I/O buffers active. Two different equivalent noise current
procedures to model the SSN, so to evaluate its effects in any 10bfesatv.Todfeeteuvln os urnprocedurestoe mode sources are modeled, acting simultaneously: the first one
between the power and ground planes supplying the FPGA's
Introduction core, the second one on the power bus supplying the FPGA's
The trend in the electronic market makes available each I/Os. Two different measurement procedures are proposed,
year integrated circuits (ICs) with always higher clock rates, named direct and indirect. The direct procedure measure the
full of different electronic functions. The used downward power spectrums on two ports underneath the FPGA, the
scaled technology yields faster transistors with very short indirect procedure, instead, the power spectrums on two ports
channel lengths which, due to the increasing of the ICs power faraway from the chip.
consumption and to the reducing of their supply voltage levels, Theory
draw high currents with an high di/dt ramping rate. T eory
..
By letting d be the diagonal of the FPGA package andXConsequently the on board power integrity, i.e., the capability the wavelength in the dielectric for frequencies such as d/\ <
of delivering the needed amount of power at the requested
noise free voltage level, becomes of paramount importance in 0.2 the SSN effects due to the currents through multiple chip's
the design of the high speed digital boards and has to be PWR/GND pins can be evaluated with sufficient accuracy by
studied at the early stage of the project. The simultaneous considering a lumped-noise current source placed in the
switching noise (SSN), due to the fast switching of the ICs on geometric center of the FPGA [11]. There is one lumped-noise
board, can excite the resonant modes of the power/ground current source for each supply voltage level. Let's consider
(PWR/GND) plane pairs, altering the correct functioning of CINP supplied by two different voltages: Vdd for the internal
thchipson the same power bus and generating core and V for the peripheral I/Os. Consequently twothe chips pcpqc
electromagnetic interference (EMI) problems. It is obvious at different lumped-noise current sources have to be considered
this point that, to quantify the effects of the SSN, the in the middle of the FPGA footprint: the first one connected
availability of the power distribution network (PDN) model between the Vdd/GND plane pair, the second one between the
and of the IC's model, such as the profile of the current drawn VCC/GND (Fig. 1).
from the PDN, is critical. A lot of job has been made to
characterize the layer-cake structures obtained stitching
together several pairs of power/ground layers separated by thin
dielectric material [1-6]. Instead, the modeling of the chips as
noise current sources on the power bus has to be developed in
more details. Two different approaches can be used: A4-A B-B1
simulations and measurements. Simulating the current drawn PortI underneah the C donnect6d on both Ports awa from the I and c6nnectd on both
by an IC from the power bus can not be simple for a power l
integrity engineer, because it needs the knowing of a lot of
parameters not usually available, such as the on-chip grid Fig. 1 - Sketch of the FPGA on board with the ports used for
metallization, the netlist of the on-chip interconnects, drivers, measurements
receivers and semiconductor substrate [7].
An alternative could be developing the IC' s current These sources act simultaneously, so to account for the
stimulus by examining its silicon function status [8] or using reciprocal influence of the noise on the two different power
sophisticated measurement techniques such as, e. g., near-field planes. Two different procedures are proposed to evaluate the
scan data [9]. current profiles of the two equivalent noise sources. The direct
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procedure start from power spectrum measurements on two [ I2
ports A, Al connected underneath the IC at its center P =11A* 50
respectively on the I/O power bus and core. The indirect A J9X
procedure, instead, uses power spectrum measurements on the 2 (2)
ports B, B1 faraway from the IC on the I/O and core power [ r'I
buses. PAI Al * 50
a) Direct Procedure
Let's consider two ports A, Al connected underneath the
IC at its center, respectively on the I/O power bus and core. b) Indirect ProcedureLet's consider the four ports A, A1, B, B1l as in Fig. 1,The procedure proposes an equivalent circuit connected on the used power buses. The system is equivalent
representation for the noise current sources injected into the
bord fro a PNpitoviwasnFg. 2. to the circuit in Fig. 4 during the power spectra measurementsboard, from PDN ointfviw,asinFi.2at ports B, Bl. The board is schematized with its four-port Z-
parameters, while the SMAs used for connecting the spectrum
A A Z22-A A Ai analyzer to the board are represented by their inductances L1,
L2. During the measurement on port B it iS B1 = 0, while it is






Fig. 2 - Equivalent circuit representation for the noise current .
sources injected into the board between ports A, A1 A 2 B1 5Of
From Fig. 2, Zij are the impedances of the board, obtained L2
from S-parameter measurements or simulated, between the
ports A and A1. The magnitudes of 11 and 12, i. e. the
equivalent noise currents injected in the I/O and core power
|1< 50 1}buses, can be evaluated from the measured power spectra at A B1
and Al. Let's refer to the circuit in Fig. 3 for the power spectra i
measurements at ports A, Al: Ll, L2 are the inductances of the
surface mounted adapters (SMAs) used for connecting the
spectrum analyzer, 50Q is the input impedance of the Fig. 4 - Equivalent circuit for measuring the power spectra on
instrument and the board is schematized using its impedances ports B, B1
as in Fig.2.
A A It follows that the magnitudes of the currents '1 and '2 can
L L 2 i 0be obtained solving the system of equations (3):
> ( l)1, BOARD I2 ( 2 (z3 +5+jat1)IX S < X CZ3~~~~~~~~~~~~31 Z321 1 (33 +5+L)B1
50n IIA~ ~ ~ ~ ~ ~ ~ 50Q F 3LZ41 Z42,12IL L(Z44 ]50+j0L2)IB1
Fig. 3 - Equivalent circuit for measuring the power spectra on 2
ports A, A1 PB *50
Considering that, when measuring the power at port A, the J 4
current IAl =0 and, when measuring the power at port A1, the (| 2
current IA = 0, the magnitudes of the currents '1 and '2 can be P IB
obtained solving the system of equations (1): [ B ?
Fz11 Zl2 1 I1- F (z11I +50+ ji aLL )IA 1 1 As it is evident, the equation systems (1), (3) have the same
LZ21 Z22 IL'21 L(Z22 +50 + j atL2 )1A1 J structure. Consequently it is possible to provide two equivalent
where: ~~~~~~~~~~~~~circuits, one for each equation in the two systems, which allowwhere:
~~~~~~~~~~~~~toevaluate the currents '1, '2, when the powers at the various
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ports are measured in the direct and indirect procedures (Fig. programmed and does not strongly depend on the number of
5). In Fig. 5a the powers are measured at port A (direct the I/Os the logic is driving. The netlist is loaded in the FPGA
procedure) or B (indirect procedure), while in Fig. 5b at port by means of its JTAG pins. Four SMA connectors are used to
A1 (direct procedure) or B, (indirect procedure). The used connect the ports A, A1, B, B1 on board to the measurement
parameters are as follows: instruments.
> Direct procedure: Z1 = 50; Z2 = Z11-Z21; Z3 = Z21; ILi = IA;
Z4= 50; Z5 = Z22-Z21; Z6 =Z21; 'L2 = 'Al
> Indirect procedure: Z1 - 50+Z33-Z31; Z2 = Z31-Z32; Z3 =




AVVAV~~~~~~- Fi. 6- Test...board
(a) Results
Two ports (A, A1) and four ports (A, A1, B, B1) S-
Z
~~~~~~~parameters are measured using an Anritsu 37247C vector
A A 1 network analyzer (VNA) with multi-port test set. The S-g 1~~~~~~~~~~parameter matrices are transformed into the impedance




t . 00 .: [I]-[S]'()| < X ~ ~~~~where [I] is the identity matrix and Z0 = 50Q~is the| < L2 X luL| characteristic impedance of the VNA.
F.The netlist downloaded in the FPGA activate 12
TwLVCMOS2 drivers and receivers connected in loop, 8
l l~~~~~~~~~~~~~differential LVDS drivers back looped with the corresponding
receivers at the end of matched traces. The buffers are driven
(bA) with 155.52Mbps pseudo random sequences.
Fig. 5
-pEquivalentrcircuits for power measurements at: Considering the diagonal of the FPGA d = 40cm, the
a) ports A, B; b) ports A1, B1 condition d/s < 0.2 [11] sets the frequency range of validity of
the proposed noise current model. In our case the frequency
Test board range of interest is almost up to 1GHz.
Fig 6 shows the test board where the CINP is soldered. CINP Applying the direct and indirect procedures as in the
is an FPGA of the XILINX Spartan IIE family. It has a PQ208 previous paragraph, the magnitudes of the I1 and 12 currents
package with a size of 28mm x 28mm. There are 12 core are obtained as invFigs. 7, 8.
power (Vccint = 1.8V) pins, 16 I/Os power (Vccd= 2.5V) pins As it is evident, the 2 and 4-port approach allows
and 24 ground (GND) pins. These power pins are soldered on estimating the noise current sources with a pretty good
two different contiguous power planes withV) accuracy. Only a little shift in the frequency components can
sandwiched between two GND planes. be appreciate. This means that ideally in any position of the
The power supply decoupling is obtained by means of 36 x board it is possible to estimate the same noise currents which
100anF+ 1 x 33AF decaps connected on the Vb Aplane and 18 x can be estimated by means of probes located just underneath
100OnF + 1 x 33gF decaps connected on the Vc11nplane beneath the chip under test. When the equivalent noise current sources
the FPGA. The CINP is clocked with an external clock at are known, it is possible to evaluate the effects of the SSN due
155.52MHz. The activity of the I/O is determined by the to the FPGA in any points ofthe board, estimating, e. g, the -
netlist downloaded in the FPGA and it is strongly dependent parameters between the FPGA and the chosen points with
on the number of I/Os and switching frequency. The activity of some multilayer cavity model that will also include eventual
the core is mainly determined by the way how the FPGA is decaps located on the board.
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[3] Antonini, G, Ciccomancini Scogna, A, Orlandi, A,
100 Ricchiuti, V, "Cross-SSN analysis in multilayer printed
circuit boards", IEEE Int. Symp. on EMC, August 8-12,
so
---
---------------------------I-------------------- -- --2005, hicago, IL
d
'Ilect iro edure: [4] Na, N, Choi,, Chun ,S Swaminathanl, Srinivasan, J,
X0soDAhiA f l = A rrtproMire "Modeling and Transient Simulation of Planes in
Electronic Packages", IEEE Trans on Adv. Pack., Vol. 23,
40 414W ~~~~~~~~~~~~No.3, August 2000.
[5] Wang, T-K, Wang, C-C, Chen S-T, Lin Y-H, Wu, T-L, "A
20 l___L l__ l___________________________ New Frequency Selective Surface Power Plane with Broad
0 .1 0.2 0.3 04 05 0.6 0.7 O.8 0.9 1 Band Rejection for Simultaneous Switching Noise on
Frequency [GHz] High-Speed Printed Circuit Boards", IEEE Int. Symp. on
Fig. 7 - Equivalent noise current source between the I/O EMC, August 8-12, 2005, Chicago, IL, USA.
power plane and GND [6] Selli, G, Fan, J, Archambeault, B, "Power Integrity
________________ ___ ___ ___ Investigation of BGA Footprints by means of the
Segmantation Method", IEEE Int. Symp. on EMC, August
80 b i8-12, 2005, Chicago, IL, USA.
Indl.,lirect protedure [7] Ihm, J-Y, Chung, I J, Manetas, G, Cangellaris, A. C.,
Direct procedure "Comprehensive Models for the Investigation of On-Chip
_
~~~~~~~~~~~~~~SwitchingNoise Generation and Coupling", IEEE Int.
Symp. on EMC, August 8-12, 2005, Chicago, IL, USA.
40k~~~~~~=~~~=~=^~~~
~~~t~B~=~~*~==~~_[8]Cui, Wei, Parmar, P, Morgan, J. M., Sheth, U., "Modeling
the Network Processor and Package for Power Delivery201 __i I i Analysis", IEEE Int. Symp. on EMC, August 8-12, 2005,
O0o. 0.2 0.3 0.4 0.5 033 0.7 0.8 0.91
Frequency [GHz] Chicago, IL, USA.
Fig. 8 - Equivalent noise current source between the core [9] Weng, H., Beetner, D. G., DuBroff, R. E., Shi, J.,
power plane and GND "Estimation of Current from Near-Field Measurement",
IEEE Int. Symp. on EMC, August 8-12, 2005, Chicago, IL,
USA.
Conclusions [10] Leone, M., Ricchiuti, V., Antonini, G., Orlandi, A.,
Two different procedures for the evaluation of the "Measurement and modeling of the noise current spectrum
equivalent noise current sources, accounting for the effects of for large ASICs", 7th IEEE Workshop on SPI 2003, may
SSN due to an FPGA, are presented in this paper. At each IC's 11-14, 2003, Siena, Italy.
power supply has been associated an equivalent noise current [11] Antonini, G, Drewniak, J. L., Leone, M., Orlandi, A.,
source and all the sources act simultaneously, so to take into Ricchiuti, V., "Statistical Approach to the EMI Modeling
account the cross-simultaneous switching noise (X-SSN) of Large ASICs by a Single Noise-Current Source", EPEP
among different power planes in proximity. In the proposed 03, October 27-29, 2003, Princeton, New Jersey.
case study, because of the X-SSN, on the core supply power
plane are seen contributions in the power spectrum coming
from the I/Os and, dually, contributions from the core supply
are shown in the power spectrum on the I/O power bus. Using
the proposed FPGA noise model together with some
multilayer cavity model of the power planes, the power
integrity on board can be carefully evaluated. Because the
activity of the FPGA changes the spectrum of the noise current
sources, in the future works a statistical study of the power
spectra in the power planes for different FPGA working
conditions will be carried out, so to obtain a more realistic
model for the noise current associated with the FPGA itself.
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